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Executive Summary: Second Semiannual Report
An Acoustic Charge Transport Imager For
High Definition Television Applications
W. D. Hunt, K. F. Brennan and C. J. Summers
Georgia Institute of Technology
Atlanta, Georgia 30332.0250
This report represents work done during the second six months of work on the
DARPA/NASA sponsored project, "An acoustic charge transport imager for high definition
television applications." This section presents a brief summary of those accomplishments.
Our primary goal thus fax has been to establish the feasibility of developing an
acoustic charge transport (ACT) imager for high def'mition systems applications. The
proposed chip will consist of about 2 million pixels, each of which is comprised of a
GaAs/A1GaAs superlattice avalanche photodiode (APD) as a sensor element and an
overflow and charge transfer transistor to transfer the photogenerated charge into the ACT
channel for readout. Herein we discuss our progress towards developing each of these three
aspects of the chip.
Experimental work was conducted on thin piezoelectric trims over a GaAs substrate.
Specifically, we investigated surface acoustic wave (SAW) propagation characteristics and the
piezoelectric coupling of ZnO films. These films were grown by two different groups at
Motorola and though much work remains on this subject the results are promising. The best
resultswere obtained with a DC Triode sputtered1.6 pm thickf'dm over a 0.2 pm Si3N4
passivationlayer. For thisconfigurationthe effectivepiezoelectricoupling was 10.8times
higher than what itis for bare GaAs and iscloseto thatwhich our theorypredicts.This
would resultin a reductionof the RF drive power for the SAW transduceron the ACT device
of 10.3 d.B thus increasingdevice lifetimeand reliabilityand reducing the chip power
reclUil_mcnts.The problems thatremain to bc evaluatedare the SAW attenuationand the
prospect thatthe Zn in the film willmigrate and dope the GaAs subswatc p-type. Ifthese
problems arc worked out thiswillrepresenta significantcontributionto ACT device
technology in general.
Wc developed a measurement system capable of fullcharacterizationof ACT devices
for both imaging and communication systems applications.When the imaging applicationsof
the ACT device arc of interesthe system willbc used to characterizecharge transfer
efficiency,point spread functionand charge capacity. For RF signalprocessing applications,
gain,noise figureand distortioncan bc measured. A varietyof measurements were made on
a number of ACT devices. We alsodeveloped a small-signalcircuitmodel for ACT devices.
The model includesnoise sourcesso thatpredictionsof noise figureand/or charge packet
variancecan bc calculated.Ithas advantages over previouslyreported models in thatitis
easilyimplemented on commercially availablecircuitanalysissoftware. The mode provides a
good compromise between computationallyintensivefield solversand faster,but less
accuratebehavioralmodels.
Numerous materialgrowth and fabricationprocedures unique to thisprojectwere
enhanced and a varietyof devices were fabricated.Considerable work was done on the
development of the charge transferand overflow transistorand itisanticipatedthatresults
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will be forthcoming within the next two months. In addition work progressed with the APD
devices and the ACT devices. APD uniformity measurements are being made and the
preliminary results are promising.
Within the theoretical program there were principally two areas of development. One
involved the development of a thr_-dimensional coupled drift-diffusion and Poisson equation
solver useful for designing and evaluating the charge transfer and overflow wansistor. We
succeeded in producing a three dimensional drift-diffusion-Poisson solver which can be used
to study any junction type. It has been shown that this model can correctly handle all of the
features included within the transistor. This will be a valuable tool as we interpret the
experimental measurements and seek to optimize the transistor performance. The other part
of the theoretical program involved the APD development. We are developing a more refined
version of our model for impact ionization which includes the full details of the band-
structure for both the conduction and valence bands as well as the full order calculation of the
phonon scattering rates providing a state-of-the-art determination of high energy transport.
Upon its completion, the refined model will enable a better means for predicting the
performance of the APD structure and a more accurate means for enhancing the design.
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ABSTRACT
In this report we present the progress during the second six month period of the
project "An acoustic charge transport imager for high definition television applications." This
includes both experimental and theoretical work on the acoustic charge u'ansport (ACT)
portion of the chip,the theoreticalprogram modelling of both the avalanche photodiode
(APD) and the charge wansfer and overflow transistorand the materialsgrowth and
fabrication part of the program. These areas are discussed respectively in Sections I, II and
III.
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I. Work Accomplished During This Period: ACT Devices
L Surface Acoustic Wave Properties of ZnO Films on (100}-Cut <ll0>-Propagating
GaAs Substrates
GaAs has been employed as a material for ACT devices because it is a piezoelecwic
semiconductor. However, because GaAs is such a wealdy piezoelecu'ic material, the surface
acoustic wave (SAW) interdigitated electrodes 0DT) drive power required to achieve charge
transport is typically about 27 dBm. An enhancement of the piezoelectric coupling could
potentially improve device lifetime, reliability, dynamic range and decrease power consump-
tion. The length of the IDT and the reflector (which reflects the backward propaga_g wave
to enhance the forward propagating power) also may be reduced, resulting in the reduction of
the device size. To this end we are investigating the use of ZnO films and AIN films on top
of the ACT substrate to enhance the piezoelectric coupling. In addition, these piezoelectric
films would make it possible to construct monolithic devices with ordinary SAW devices and
GaAs electronics. Herein we will discuss our progress on ZnO films. Within the next month
we should receive the AIN films from Bell Northern Research and similar studies will
commence on those films. In order to provide a basis for the design of such devices, we are
investigating the SAW properties, including effective piezoelectric coupling constant,
slowness surface, and propagation loss, measured on sputtered ZnO t"dms over [ 100J-cut
<I 10>-propagating GaAs substrates.
Over the past two decades, ZnO films have been the most frequently considered
amongst various piezoelectric thin films used to increase the piezoelectric coupling in the case
of a weakly piezoelectric or non-piezoelectric substrate material [l]. Knowledge of the SAW
properties of the aggregate structure is critical for optimum design. The feasibility of ZnO
f'_n for ACT devices has been predicted theoredcaUy by Kim and Hunt [2]. There have been
a few experimental papers of ZnO film on GaAs substrates [3]-[5], but the amount of the
information about the acoustical properties is not sufficient to apply to the design of ACT
devices or monolithic SAP/devices.
For our work we have performed measurements on different thicknesses of 7.,nO f'dms
over the range of 1.6-4 pm and with films of different grain sizes. IDTs operating between
180 and 360 MHz were fabricated, and a laser probe was used to measure the SAW propaga-
tion. In addition, several multichannel waveguides were fabricated on the same substrates,
and the measurement and the evaluation will also be performed for these devices. The
measured data is compared with theoretical predictions.
We will report measured SAW properties, such as slowness surface, Kz, attenuation on
the 1.6 pm thicknesses of ZnO films over semi-insulating {100}-cut <ll0>-propagating GaAs
substrates for the frequency range of 180-360 MHz. For applications to ACT devices, we
might need passivation layers such as SiO2 [4], Si3N , [6], or SiON [7] in order to: 1)
passivate the structure and enhance the yield, 2) prevent unnecessary doping of GaAs by Zn
during subsequent fabrication processes. The application of such passivation layer was also
considered in this experiment with a SiO2 for a Si3N, layer. The results with and without the
passivation layer will be compared with theoretical values.
2. ZnO Film Growth
The c-axis oriented ZnO films have been grown using both RF and DC triode
sputtering method on { 100} cut GaAs wafers provided by LEC crystal growth. The GaAs
wafers are semi-insulating with resistivity _ 107_-cm, and the surface normal direction is
(100) £-0.1 ° . The quality of the film strongly depends on the fabrication conditions. The
typical deposition parameters used for the ZnO film are listed in Table 1. The film thickness-
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es have been chosen 1.6,2.4,and 4.0 pm tO cover the range of 0.I-0.5of the acoustic
wavelength. As a passivationlayer,we have grown an I000 _ PECVD SiO2 layerfor the RF
sputteredZnO films and an 1500 _ CVD Si3N+ layerfor the DC triodesputteredfilms.
Table I: ZnO Film Deposition Parameters
System RF Magnetron DC Triode
Target 6.5 inch dia.circular Ceramic 4 inch dia.
magnen'on
Target to SubstrateDistance 1.5 inches 3.5 inches
Background Pressure 8 mTorr 3 mTorr
SubstrateTemperature 350°C 250°C
Gas 82% As 18% 02 90% As 10% 02
Power 400 W 150 W
Rate 4.6 pm/hr 1.4 pm/hr
The as-grown ZnO films are transparent with a very smooth surface finish. The grain
size of the ZnO films is 0.2-0.5 }am for the RF sputtered f'dms, and no grain boundaries axe
visible under SEM examination for the DC triode sputtered films. The problem with the DC
triode sputtered films, however, is that a compressive stress is induced in the substrate. The
induced stress is greater with the thicker films where warpage of the wafer becomes more
evidenL Thus, we only were able to investigate 1.6 }am thickness for the DC triode sputtered
films. The warpage, however, is not expected to be a problem for 3-inch wafers.
3. Experimental Procedure
A number of devices shown in Figure 1 have been fabricated using a standard lift-off
process on 1.6, 2.4, and 4 }am thicknesses of the ZnO film. The device is designed so that the
upper four IDTs in Figure 1 may be for the measurement of SAW properties, and the lower
four for multichannel waveguides. Employing one set of four IDTs with different center
frequencies allows to investigate frequency characteristics of 180-360 MHz. The configura-
tion of the IDTs are listed in Table 2. Each IDT was unapodized and had a metalization ratio
Table 2: Configuration of IDTs
No. Type
i
1
2
3
i ii
4
split
solid
Wavelength (_)
[pm]
16
Center freq.
(f.)
[MHz]
w
180
Aperture (Wi) Number of
finger pairs (Nl)
[pm] [_]
80 5
J
100 8.3
100 10
80 10
50.5
12 240 50.5
solid 10 280 50.5
solid 8 360 50.5
of 0.6. For ease of the fabrication, the critical dimension of the devices was restricted to
2 pro; therefore, the No. 1 IDT has split finger electrodes and the others have the single
finger configuration. The values of the wavelength, X, and the center frequency, fc, in the
table denote nominal values. The value of X implies the periodicity of the 1DT electrodes,
and the SAW velocity, Us^ w, may be obtained to f'u'st order by the relation, Ds^w -'-f,.X.
However, not only is it difficult to pick up the exact value offc experimentally, but also the
value of the nominal _. is different from that of the actual X because _s^w is perturbed by the
IDT structure at the IDT. Thus, the exact value of Ds^w should be obtained from the acoustic
wavelength measured directly by using our laser probe. The values off, in the table are
given assuming that the SAW velocity is 2880 m/sec. Of course, it should be noted that _s_w
is dispersive for the filmed structure. The apertures of the IDTs were chosen to allow for
measurements of the diffraction of the wave on bare GaAs substrates [8]. The number of
f'mger pairs, N -- 50.5, will make the fractional 3 dB bandwidth of the IDTs to be 1.8 by the
relation [9]
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BW,3_ % 0.9 x 100%.
Considering the resistivity of the metal sheet of the IDTs [10], we chose the metal thickness
to be 1000 A of AI/4% Cu alloy.
The effective piezoelectric coupling constants, K s, is generally obtained by a relative
shift in velocity between open- and short-circuited surface as follows,
K 2 - 2 "° - "*
t)o
where _, and _, are the open- and short-circuited velocity, respectively. For the measurement
of _,, a metal pad, which is shown in the left side of the upper four IDTs of the Figure 1, has
been evaporated to short out the electric field on the surface. In order to reduce the mass
loading of the metal pad, it was fabricated with 250 A thickness of A/4% Cu alloy. In spite
of the f'mite thickness of the pad, its mass loading would be negligible because it has a very
slight effect compared to the piezoelectric effect [11]. Acoustic absorber has been applied at
the both ends of the device to the propagation direction in order to prevent reflections from
the edges.
The attenuation, ¢x, of the SAW can be measured by comparing the energy contained
in the wave of two different transverse scans, separated by some distance d. The energy is
proportional to the amount by summing up the squared magnitude of the beam profile, I U I 2,
along the transverse direction. We should make the scan length to be long enough to include
the entire energy because the beam spreads out by diffraction. Thus, the attenuation is given
by
A knife-edgelaserprobesystemwasusedto measure SAW properties. The use of the
laser probe system and the scheme for the longitudinal and transverse scans has been
described in References [11], [12] and will not be discussed here. Theoretical calculations of
the values of _o, _,, and K 2 for the f'dm thicknesses were performed using our previously
developed Laguerre polynomial technique [13].
The center frequencies of the devices have been measured, and the SAW velocities
obtained using the center frequencies are compared with the theoretical values in Figure 2.
The laser probing of the devices is still in progress.
deal from these experiments.
4.
We anticipate that we will learn a great
Development of a HACT Measurement System
We have developed a measurement system capable of full characterization of HACT
devices for imaging and communications systems applications. When used for image
multiplexing, time domain measurements, such as impulse response are used to characterize
charge transfer efficiency (CTE), point spread function, and charge capacity. For signal
processing applications, characterization in terms of gain, noise figm'e, and distortion are
performed in the frequency domain. Both applications, as well as materials characterization
require accurate DC characterization.
The measurement system we have developed is comprised of approximately $70 K of
measurement equipment. An HP6114A Power Supply and an HP3468A DVM are used for
DC characterization. A Tektronix TDS 620 Digital Storage Oscilloscope is used in conjunc-
tion with an HP8130A Pulse Generator for impulse response and CTE measurements as
shown in Figure 3. An HP8753B Network Analyzer is used for frequency response measure-
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ments as shown in Figure 4. For distortion measurements, an HP8591A Spectrum Analyzer
is used to examine frequency components of the distorted signal. This setup is shown in
Figure 5. The same setup is also used for noise measurement. The SAW signal for the
HACT device is generated by a time-stabilized I-IP8657A Signal Generator, shown in all of
the test setups. Both the Network Analyzer and the Spectrum Analyzer are phase-locked to
the stable reference on the HP8657A to increase measurement accuracy. In addition to these
instruments, various power supplies, amplifier, ftlters, cables, attenuators, and adapters were
purchased to aid in testing.
Using the equipment described above, we performed a number of measurements on a
number of HACT devices. Figure 6 shows the measured impulse response of a 160 tap HACT
device using the setup shown in Figure 3. The measured frequency response of a 160 tap
HACT device is shown in Figure 7 using the setup shown in Figure 4. Figure 8 shows
intermodulation distortion measurements on a 160 tap device using Figure 5.
Future plans include automating the various test setups using Lab Windows to control
the instruments over an IEEE-488.2 bus. This will allow rapid testing of multiple devices to
identify critical process parameters. The accuracy of noise figure measurements will be
improved by implementing a Y-factor measurement with a controlled noise source. Further
ref'mements in impulse response are being investigated by stabilizing charge injection with
SAW frequency.
5. Development of a Small-Signal Circuit Model for HACT Devices
In order to accurately predict the behavior of HACT devices in both imaging and
communication systems, we have developed a sma11-signal circuit model. This model
includes noise sources so that predictions of noise figure and/or charge packet variance can be
calculated. It has advantages over previously reported models in that it is easily implemented
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on commercially available circuit analysis software. The model provides a good compromise
between computadonally intensive field (Poisson) solvers and faster, but less accurate
behavioral models that have been proposed.
The model is broken into three sections based on the functional processes that occur in
HACT devices: input charge injection, charge transport, and output sense. The injection
process is linearized in such a way that an input signal sample can be represented as either a
charge packet or an equivalent channel current. The former is preferred for imaging
applications, while the later is best suited for signal processing applications. This model was
implemented on Libra TM, a commerciaUy available microwave circuit analysis program. The
predicted versus measured frequency response is shown in Figure 7.
Noise is associated with each process in the HACT device: input, transfer,and output
noise. Input and output noise arises from the thermal noise of these structures. Transfer
noise results from the random trapping and emission of carriers in interface states. Depend-
ing on the device architecture, any one of the three can dominate the noise performance. We
compared the model predictionof midband noise figureto measured noise figureobtained
from the setup shown in Figure 5, and to previouslypublishedHACT noise figuredata. The
predictionswere in good agreement with lessthan 5% error.Table 3 shows the mcasurcd
and calculatedmidband noise figuresfor a group of HACT devices,and theirrespective
errors.
We expect to improve the accuracy of the noise figuremeasurement by using a Y-
factorrneasurcment. This willsimultaneouslymeasure associatedgain and noise figure.We
alsoplan to extend the model to include nonlineareffectssuch as charge capacitylimitation
and finite-widthsampling aperture.
Table 3: Measured and Calculated HACT Noise Figure
Configuration Calculated NF Measured NF % Error
20 Tap 17.3 16.5 4.6
i
160 Tap, Low gm 17.5 17.7 1.0
160 Tap, High gm 17.0 16.5 2.9
320 Tap 17.0 16.5 2.9
H. Work Accomplished During This Period: Theoretical Program
1. Transistor Development
During the phase zero year of work, we have developed a three dimensional coupled
drift-diffusion and Poisson equation solver useful for designing and evaluating the charge
Wansfer, overflow and storage transistor. The specific tasks completed are:
(1) Completed the development of a standard three dimensional drift-diffusion
solver
(2) The solver has been tested:
(a) to analyticalmodels to ensure accuracy
(b) two-dimensional solution
(c) compared to standard two=dimensional solvers - excellent agreement has
been attained
(d) extended to three dimensions and tested
(3) Structures containing the essential features of the charge transfer, overflow and
storage transistor have been examined. A flow chart showing how the numeri-
cal simulation of the transistor is st_ctured is shown in Figure 9. The fast step
in the procedure isto discretizethe partialdifferentialequations and solve them
on a simulationdomain. The discretizationisperformed using the finite
difference method along with the Scharfetter-Gummel technique to ensure
convergence. This results in a large system of non-linear algebraic equations.
The resulting system of equations is solved using the biconjugate gradient
squared method with appropriate preconditioners. Specifically, we have chosen
to use the incomplete Cholesky decomposition.This choice,isin our opinion,
I0
the most appropriate approach since it enables ready extension to the hydrody-
hart'tic method which will be developed during the next year of work. Once the
equations are solved, an error comparison test is performed. If the error is
sufficiently small, the solution is retained and the result is output. If the error is
still too large, additional iterations are performed until it converges.
The simulator has been tested on various model devices. In this report, we will discuss
three separate tests. The ftrst test device is a simple p-n silicon homojunction diode. The
device consists of n and p type layers doped at 1.0 x 10 _7 cm 3. The structure is reverse biased
at -1.0 V. The potential along the cenu'al axis of the device is calculated both numerically
(using the computer simulator discussed above) and analytically, using a one dimensional
approximation. Comparison of the analytical and numerical solutions of the potential within
the device are shown in Figure 10. As can be seen from inspection of Figure 10, the
numerical calculation agrees with the analytical formulation precisely over the full length of
the depletion region. The two dimensional solution for the potential in this su'ucmre is shown
in Figure 11. As can be seen from Figure 11, the potential is well behaved throughout the
depletion region as expected.
The second device tested consists of two p-n homojunctions arranged as shown in
Figure 12. Homojunctions are formed at each interface between the different materials. This
structure is of importance to study since the proposed charge collection, wansfer and overflow
transistor contains overlapping p and n layers in much the same fashion as in the structure
shown in Figure 12. Therefore, it is important that our simulator be able to accurately handle
these types of structures. As in the in'st test device, the dopings of the n and p layers are 1.0
x 10 _7cm "3. In this case the material system is GaAs. The equilibrium solution for the
potential is first calculated. The result is displayed in Figure 13. A reverse bias is applied
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across the structure as shown in Figure- 12. The calculated potential under these conditions is
shown in Figure 14. As can be seen from comparison of Figures 13 and 14, the application of
the reverse bias increases the band bending within the junctions.
Finally, since the proposed device contains an n-n heterojunction, our simulator must
be able to accurately evaluate their performance. Our model includes not only drift and
diffusion currents but also thermionic emission across the heterobarrier. It is well known that
Uhermionic emission contributes significantly to the current flow in heterojunctions. We have
examined a test diode which contains an n-n heterojunction between A1GaAs and GaAs,
doped at 1.0 x 10 _7 cm "3and 1.0 x 10 _' cm "_. The conduction band bending calculated using
the numerical simulator within the heterojunction is sketched in Figure 15. As can be seen
from Figure 15 an energy band diagram typical of modulation doped heterosu'uctures is
obtained as expected.
In summary, the theoretical work during the zero phase effort has succeeded in
developing a completely working three dimensional drift-diffusion-Poisson solver which can
be used to study any junction type. It should be noted that our simulator has shown that it
can correctly handle all of the features included within the transistor. In the near future we
will begin analyzing the performance of the proposed charge transfer, collection and transfer
transistor. In order to determine its performance we will first ascertain what physical
parameters, i.e. charge capacity, leakage currents, etc., can and will be measured experimen-
tally. Once we have decided exactly which measurements will be made on these transistors
and how they will be performed, the simulator will be tailored to output these quantities. As a
result, the simulator will help us to understand the workings of the transistor, interpret the
experimental measurements, and enable a means of redesigning different features in order to
optimize performance.
12
2. APD Development
During the first year of the zero phase program, we have been working on improving
our existing simulators for calculating the electron and hole impact ionization coefficients.
Our original models all rely upon an approximate formulation of the impact ionization
transition rate. This formulation, commonly l'eferred to as the Keldysh formula, is derived
assuming parabolic energy bands, and fails to reflect any dependence of the ionization
transition rate on the incident electron's k-vector. Preliminary studies [14-16] in various
materials systems ranging from GaAs to GaInP indicate that the ionization rate is strongly
dependent on the incident electron k-vector. Therefore, we have reformulated the impact
ionization transition rate taking into account the k-vector dependence of the initiating carrier
and including the full details of the overlap integrals and band structure.
Most studies of impact ionization use the Keldysh formula in order to determine the
transition rate. The most commonly employed approaches use the ensemble Monte Carlo
technique in conjunction with the Keldysh formula to calculate the carrier ionization rate. We
have developed such a model and have employed it extensively to study carrier ionization in
bulk material, heterostructures and multiquantum well devices. Our Monte Carlo model
includes the full details of the band-structure for both the conduction and valence bands as
weU as the full order calculation of the phonon scattering rates providing a state-of-the-art
determination of high energy transport However, as mentioned above, it is likely that owing
to the failure to include the wavevector dependence in the ionization transition rate that the
impact ionization calculations based on the Keldysh formula are not entirely accurate.
Therefore, in order to improve the accuracy of our Monte Carlo model we are working at
including the wavevector dependence of the ionization rate.
The ionization transition rate can be determined from Fermi's Golden Rule as,
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where the matrix element, M, is defined as,
•v _ky+
The terms l(k_,k_') and l(k2,k_') are the overlap integrals and qo is the screening factor. If the
E(k) relation is assumed parabolic and the overlap integrals are approximated as constants, the
Iransition rate can be evaluated analytically. The result obtained is the Keldysh formula given
as,
where F._isthe ionizationthresholdenergy,W(F__) isthe phonon scatteringrateatthe
thresholdenergy, and p is a constant.The factorsF__and p are determined by comparing the
calculationto experiment.Therefore,the use of the Kcldysh formula requixcsthatthe material
be studiedexperimentallyfirstsuch thatthe calculationcan bc compared to experiment and
the parameters p and F__be determined.
One of the principaladvantages of our new approach isthatitdoes not relyupon the
experimental evaluationof the ionizationcoefficients.In other words, the calculationrequires
no adjustableparameters and provides an essentiallyfastprinciplesevaluationof the
ionizationram.
Rather than make the assumption of parabolicenergy bands, wc use a kc,p calculation
of the band-structureto determine the energy and wavcfunction for any point withinthe first
Brillouinzone. The transitionrateiscalculatedat 916 mesh pointswithin a threedimensional
reduced zone (I/48 th of the entirezone) in the firstBrillouinzone. Owing to the 48-fold
symmetry of the crystal,once the transitionrateisknown within the reduced zone itisknown
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everywhere within the first Brillouin zone. A flowchart depicting how the transition rate is
determined is shown in Figure 16. Basically, the transition rate is determined using a
numerical integration. We have found that the best method, which affords high accuracy, is to
numerically evaluate the integral by methodically selecting the final states throughout the first
Brillouin zone. It is important to note that the full Brillouin zone must be sampled for the
final states, otherwise the full range of angles appearing in the denominator of the matrix
element will not be included. We have also tried to evaluate the matrix element using Monte
Carlo integration but have found that this technique does not provide sufficient accuracy.
The initial state, denoted by k_ and E_, is chosen from one of the 916 mesh points.
The final state, k_' is chosen randomly and its energy, E_' is determined from the kop
calculation. If the final energy plus the energy gap exceeds the initial energy, energy
conservation cannot be preserved and the final state is prohibited. Another final state, k_' is
then selected. This procedure continues until the energy condition is satisfied. Then the final
state of the generated electron, k2', is chosen and its energy, Fq' is determined from the kop
calculation. Again the energy conservation condition is examined. If the sum of the final state
energies and the energy gap are greater than the incident electron energy, new final states are
selected. If the energy conservation condition is satisfied, the initial state of the target
electron, k z, is determined from the conservation of momentum. Its energy is determined and
the energy conservation condition is once again examined. Provided that the final energy
equals the initial energy, the process can occur. The overlap integrals are then evaluated
directly using the values of the wavefunctions calculated from the kop formulation. This
procedure is continued until all of the final states within the fLrSt Brillouin zone have been
sampled.
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The major limitationof the above approach isthatitishighly computer intensive.
Unfortunately,to determine the transitionratefor the desirednumber of pointsatthe
accuracy re,quired,itwilltake an additionaltwo months of computing. Presently,we are in
the midst of thiscalculation.Once the transitionram has bccn determined, itwillbc included
intoour existingensemble Monte Carlo electronsimulatorand the impact ionizationratein
bulk GaAs willbc recalculatedand compared to expcrimenL Then the ionizationram willbc
recalculatedin heterostructurcdevices and in the doped quantum well APD devices to bc
used in thisproject.
Additional theoreticalwork isin progress on refiningthe hole simulator.As iswell
known, the valence bands withinIII-Vcompound semiconductors arc highly warped making
the use of the parabolicapproximation,cvcn atlow energies,highly suspect.Most existing
hole simulatorsutilizethe effectivemass approximation in calculatingthe hole-phonon
scatteringratesas well as the Kcldysh formula. We are developing a new approach in which
the phonon scatteringratesarc determined numericallyfor allpointswithin the BriUouin zone
in much the same manner as discussedabove for the impact ionizationn'ansitionrate.This
work ispresentlyunderway and resultswillbc availablesoon.
Using the refinementsdiscussedabove, our ensemble Monte Carlo simulatorswill
provide the most sophisticatedmeans of predictingthe impact ionizationratein compound
semiconductors and semiconductor devices.We expect thatthese simulatorswillbc finished
during the firstyear of the follow-on funding of the project.Upon theircompletion, the
proposed APD structurewillbc reexamined and itsultimatelimitsof performance more
accuratelyassessed.In addition,thesenew refinedmodels willenable a bettermeans of
designing these structuresand a much morn accuratepredictionof theirperformance.
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III. Work Accomplished During This Period: Fabrication and Materi-
als Growth
I. Molecular Beam Epitaxy of GaAs/AIGaAs Heterostructures
The epitaxial layers were grown in a Varian Gen H IH-V MBE system. Careful
calibration of the growth rate for GaAs was carried out by observation of RHEED intensity
oscillations. The growth rate was set at 0.5 ML/S and monitored routinely, and typical was
stable to within less than I% over several days. The growth was carried out under arsenic
stable conditions at 580°C to reduce any dopant diffusion or segregation. Generally, a 0.25
pm thick semi-insulating layer of GaAs or a short period superlattice structure of
GaAs/AIGaAs was grown as buffer to smooth the growth surface and reduce the migration of
substratc defects into the cpilayer.
GaAs layers were doped with Si or Be to obtain n or p layers. The Si and Be sources
were calibrated by growing 1 um thick layers and measuring their carrier concentration by
either Hall effect or C-V. The former gives precise doping concentrations to within 3%. The
electrochemical C-V profiling provides both doping concentration data, and also a profile of
the ionized impurities (dopants) as a function of depth, thus also a verification of the growth
rate. Figures 17 and 18 show profiles of samples B92-55 and B92-56 as grown by MBE and
measured by Polaron. These samples were intended for ion implantationevaluation. Sample
B92-55 has a 0.5 pm of Si doped GaAs at I x I0_8crn"sand iscapped with 400 A of GaAs
doped at 5 x I0_scm _. Sample B92-56 has a similarstructurebut isdoped with Be. The
profdes show the precisionof doping and layeras well as the accuracy of the polaron
technique. The reason for the gradualdecrease in carrierconcentrationat around 0.4 pm is
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that the underlying layer is semi-insulating and hence the depletion depth becomes larger as
etching is continued and the measured point approaches the intrinsic layer.
To assume that the precise doping densities and layer thickness recluired for HACT
structures were obtained as intend, we have designed an additional doped layer structure as
shown in the insert of Figure 17. On a Si doped GaAs substrate, we have grown 0. I pm of
i - GaAs, followed by 0.I pm -5 x I017 cm "3, 0.I pm of -3 x I0 Iv cm "_, 300 p of -3 x I0 Iv cm "3
and 2 x I017 cm "3, 0.I pm of -3 x I0 Iv cm "3, and 0.I ]am of -5 x I0 l_ cm 3. The intent here
was to show that in the 300 A region we could obtain precise compensation of donors and
acceptors to create a layer of I x 10 _7cm 3 donors. This may be the only was to measure low
dopant density and thin layer thickness simultaneously by the polaron measurement. For the
data presented in Figure 19, the Be doping is clearly at 2 x I0 _ cm "3, compensated region at
1 x I0 I_ cm "3. Thus, very accurate doping profiles are possible by MBE we also expect this
technique to be very useful in analyzing low doped ion-implanted wafers.
Various structures of n or p, np and pn doped layers were grown for both acoustic
transport devices and ion implantation evaluation as described in the respective sections.
2. Material Evaluation
Special procedures were also developed to improve and maintain the accuracy and
reproducibility of the evaluation techniques as described below.
The electrochemical C-V profiling involves C-V measurement at the constant voltage.
The Schottky contact is made between the sample and a etchant liquid through an small
diameter. The ohmic contact is made by direct contact of a metal probe into the surface.
This contact must have a low resistance for the C-V evaluation to be valid. The C-V
evaluation is carried out one point at a time as in conventional C-V, but after each measure-
ment a few (2) nanometers of the sample were etched and then another measurement made.
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This method of evaluation provides a powerful technique for obtaining the concentration of
electrically active dopants to nearly any depth. Along with the dopant profile one also
obtains I-V, C-V, and the conductance of the sample.
Some of the samples were also measured by conventional C-V profiling. The
conventional C-V technique involves deposition of a metal on to the surface of the sample
and the formation of a small area Schottky contact and a large area ohmic contact to the
sample. In our experiments we used 150 pm diameter dots and a AuGe Schottky barrier. By
placing a voltage on the Schottky contact and ensuring the depletion width and capacitance of
the device we obtain the carrier concentration in the layer. Decreasing the voltage from zero
produces larger depletion width and hence the carrier concentration at different depths of the
sample can be measured. This technique only works for relatively shallow depths before I-V
breakdown occurs.
3. Ion Implantation and Annealing Study for CTD
3.1 Device Concepts
The proposed charge transfer and overflow u'ansistor devices are shown in Figure 20.
The first design features an n-p-n GaAs bipolar transistor grown epitaxially onto the APD
structure in which the n-type emitter region serves as the collector for charge output from the
APD. The base region is comprised of two concentric p-type doped regions differing in the
degree of p-type doping. The more highly p-type doped center region separates the n-type
emitter and ACT channel layers. The more lightly p-type doped outer region separates the
emitter from the overflow contacts. In the second design the base region is in the mesa and
thus only a p-type implant isneeded.
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3.2 Material and Processing Procedures
In the test structures currently being investigated the device is grown by MBE using
the following steps. First an n-type A1GaAs layer is grown on an n-type GaAs subswate to
mimic the n÷ electrode of the APD. This is followed by the growth of a low-defect 0.2pro
thick n-type GaAs layer doped to 2 - 6xl0 _6 cm "3with silicon to form the holding well for the
amplified photo-charge. This layer is then capped with a 0.2 pm thick p-type doped GaAs
layer doped between 2 - 6 x 10 _e crn "3 to form the containing barrier and is followed by a 0.2
pm thick n-type GaAs cap layer which simulates the ACT structure.
For this npn transistor to perform both overflow and charge injection functions
conventional photolithography and ion-implantation techniques are used to fabricate the mesa
design shown in Figure 20. First the top n-type layer must be patterned to protect the ACT
structure and the remainder of the n-type layer removed by conventional etching to expose the
p-type base layer. This surface is then covered so as to expose only a 2 - 4 )Jm wide circular
annulus around the top mesa for ion-implantation. To produce the transistor design required
for this program requires a two stage ion-implantation process in which an annulus of the
lowest n-type layer, is converted to a p-type layer using a multi-energy buried Be implant.
By careful adjustment of the ion implant energy it is expected to localize the implanted Be
close to the n-type GaAs layer and to minimize straggle and associated lattice damage.
Fortunately, because of its light mass the buried Be implant is not expected to cause much
damage. A second implant of Si will then be applied in the same region to effectively
compensate and reduce the hole concentration in the p-type layer to close to that of the hole
concentration produced by the Be implantation. Again to minimize straggle and damage a
multi-energy implant will be used.
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The fabrication of the CTD structure therefore requires that the following processes be
developed.
(a) MBE growth of n-, p-type and n on p-type GaAs layers with doping between 2
and 6 x I0 _ and 1 x I0 _s cm.
(b) Determination of the elec_cal characteristics of beryllium and silicon implant-
ed n- and p-WP¢ GaAs layers.
(c) Develop a testmask setand the fabricationprocesses for thisdevice concept.
(d) Fabricateand evaluateprototypedevice structures.
The specificdetailsof each of these tasksisgiven below.
3.3 Molecular Beam Epitaxy of GaAs
The samples were grown by MBE at 580°C on semi-insulatingGaLAs wafers under As
stableconditionsat a growth rateof 0.5 monolayers/sec. A thin0.1 }Jm thicklayer was
grown as bufferlayerfollowed by the activelayerswhich were n- and p-type doped 2 and 6
x I0_ cm "_with thicknessranging from 0.2 - 0.5 _m to match the ion implantationrange.
Growth was concluded by a 200 A thick heavilydoped layerto facilitatelow resistance
contactsto the sample. Table 4 liststhe samples grown for the ion-implantationstudies.
3.4 Ion Implantation and Annealing Study for Carrier Conversion of n- and p-type
GaAs
The major objectiveof thisstudy was to obtaincarrierconversion and modificationin
n- and p-type GaAs layerswith very precisep- and n-typedoping and well defined dimension
characteristics.Both are very importantfor the fabricationof charge transferand overflow
devices as to firstorder the carrierconcentrationconu'olsthe overflow voltage characteristic
and the depth of the implant the isolation(dark current)behavior. Thus very uniform and
abrupt doping characteristicsare needed which in turn depend on the implantationprofile,
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Table 4: List of MBE Runs for Ion Im_)lantation
Run # Layer Doping Layer 2 Doping Size
Thickness (cm-3) Thickness (cm-3) Wafer
(urn) (A)
)
B92-28 0.5 Be 2* 10el6 200 Be 3*10cI 8 1/4
B92-29 0.5 Si 2"10e16 200 Si 3"10e18 1/4
B92-30 0.5 Si 2"10e16 200 Si 3"10e18 1
) i
B92-31 0.5 Si 2"10e16 200 Si 3"10e18 1
i
B92-32 Be doped staircase for calibration
B92-33 6"10e16 200 Si 3"10e18 1
B92-35 6"10e16 200 Be 3"10e18 1/4
B92-36 2"10e16 200 Be 3"10e18 1
B92-37 2"10e16 Be 2"10e16 1
B92-38 2"10e16
B92-53 6* 10e 16
2OOO
i
2000 Be 2"10e16 1/4
200 Si 3"10e18 1
0.5 Si
i
0.5 Be
0.5 Be
0.2 Si
0.2 Si
0.5 Si
0.5 Si
0.5 Si
0.5 Be
0.5 Be
0.5 Si
B92-54 l*10e16 200 Si 3"10e18 1
i
B92-55 l*10e18 400 Si 5"10e18 1
B92-56 l*10e18 400 Be 5"10e18 1
i
B92-57 l*10e18 400 Be 5"10e18 1
B92-58 l*10e18 400 Si 5"10e18 1
activationefficienciesand diffusioncharacteristicsof the implanted species.
The initialprogram directionwas based on previous reportsof ion-implanmd FET
wansistors.This work showed thatthe elccmcal activationof the RTA wafers was higher
than those annealed conventionallyand the diffusionof the implanted dopants was minimized.
Both are very important for thesedevices which involve very small geometries. Rapid
thermal annealing (RTA) alsominimizes the outdiffusionof arsenicso thatneitherencapsula-
tionnor an As ambient was needed for the inidalstudies.
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3,5 Experimental Design
The purpose of the ion implantation study was to establish the range of doses and
energies necessary to fabricate the two device configurations described above. In the fh'st
device it is necessary to perform a buried Be implant through a 0.2 pm thick p-type layer into
an n-type layer, and to convert it from 10 _6 - I0 _7 cm "3 n-type to I0 _6 - 10 _ ¢m "3p-type,
followed by a Si implant into the 0.2 pm p-type layer to slightly lower its hole conductivity.
In the second device configuration only a surface Be p-type implant is needed into an n-type
layer.
Because the net carrier concentration can depend on both the activation efficiency and
implantation damage which induces stoichiometric doping, studies were performed as a
function of dose and annealing in both n- and p-type epitaxial GaAs to assess any such
effects.
To design test layer geometries computer codes were used to estimate the implanted
carrier concentration and profile before and after annealing. The ion implantation profiles are
generated from a PROFILE CODE _ program from Implant Sciences, Inc. [17]. These
profiles are equivalent to those generated by Monte Carlo programs and calculate the
implanted atom distribution in GaAs as a function of implant energy, dose, and implant angle,
and also the resultant diffusion profiles after thermal annealing.
Multiple implants with different doses and implant energies we,re used to obtain a
homogeneous implant profiles. The final implant profile is the summation of each individual
implant profile. For Be, 4 implants with energies from 30-160 KeV were used to obtain a 0.5
lam implant into GaAs wafers. For Si, the implant profiles are much narrower compared to
Be, because Si is much heavier and thus 5 implants were required to obtain a smooth profile.
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Double charged implants (400 KeV) were necessary to obtaina 0.5 pm implant depth for the
heavier Si atom.
The PROFILE CODE"' was then used to calculateand predictthe diffusedimplanta-
tionprofileafterRTA. For the Be implant annealed at750°C the diffusionconstantis 8.9 x
10"12crn2/sec[19]. This calculationpredictsthe redistributionof the implant profileafterthe
anneal assuming a 100% activation.However, the actualactivationefficiencymust be
experimentallydetermined and compared to the predictedprofile.
3.6 Implantation, Annealing, Evaluation
After the MBE growth, the wafers were cut into4 piecesand the orientationof the
GaAs wafer noted for the implantation.The wafer was then implanted at a 7° tilto reduce
scatteringfrom the wafer surfaceand channeling in the wafer during the implants.
After receivingthe samples from ImplantationSciences,Inc.a seriesof rapid thermal
anneals was performed to study the activationof dopant. For thisinitialstudy a caplcssRTA
technique was developed [19]. An unimplanted GaAs wafer was firstset directlyonto the
siliconsupport plateof the RTA system and the implanted GaAs wafer then placed face down
onto the unimplanted GaAs wafer. This produced a sufficientAs over pressureto minimize
the As outdiffusion.The anneal chamber was then pumped down to I0"5Tort,charged with
N 2 ambient at 570 Ton', and the wafer annealed. The annealing conditionsfor Be implanted
wafers were 750 to 850°C for 10-60 seconds; for the Si implanted wafers 8500C for 30-60
seconds. The anneal tempcratu_ was monitored from the back sideof the implanted GaAs
wafer and stabilizedby a feedback loop.
Differentanneal time and temperatureshave been reported to obtainoptimum RTA
_.atment for Be and Si implanted wavers [20-23]. For Bc implants,the reportedanneal
temperature isfrom 750 to 850°C, and anneal time isfrom 2 to 30 seconds [20,21]. For Si
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implants, the anneal temperature is from 900 and 1000°C, and the anneal time is from 5 to
200 seconds [24, 25]. In this work, we found that the best heat treatment for our Be multi-
implanted wafers is at 850 to 900°C for 10 to 20 seconds.
During the course of this study it was found that a better capless anneal was obtained
by using thicker (heavier) GaAs wafers for the implantation. This increased the contact
pressure between the two wafers and thus, produced a higher surface As pressure to suppress
the outdfffusion of As from the implanted layer.
3.7 Evaluation and Results
After annealing the electrical profiles were evaluated by Polaron measurements and
also C-V and Hall effect measurements when necessary. The following conditions were
found to be cridcal to obtain high accuracy in the polaron measurements. Ideally, an ohmic
contact resistance less than 400 ohms is necessary for obtaining accurate measurements and
uniform etching conditions. Good ohmic contact was established by passing a current pulse
through the wafer surface.
To establish the etching conditions the I-V characteristics of the p-n diode formed by
the elecu'ode n-type region and the p-type Be implant was first measured to establish the
voltage limits for the G-V (and C-V) measurement so as to avoid the breakdown region. The
G-V measurement provides the conductance curve of the diode and is used to select the
etching voltage which should be set close to, or zero in the fiat region of the conductance
curve. This voltage was then used throughout the etching measurement that directly measures
the activated implant profile. An example of the accuracy of the etching measurement is
shown in Figure 2 (a) for wafer B92-30C after a 750°C anneal for 30 seconds. This profile is
very close to the intended diffusion profiles shown in Figure 2 Co), which also shows
individual implants profiles and the total implant distribution.
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Table5 lists the samples used in the implantation studies. For the Be implanted
samples the best results were obtained for high doses in part because very good ohmic
contacts could be made to the sample for the C-V measurements. For example, samples B92-
30C and D showed high implant activation with profiles closely matching the intended
profiles and dopings. However, samples B92-33 C and D exhibited broad profiles with
doping densities 1.5 times those intended (see figures). These samples were implanted to a
depth of 0.5 pm at 2 x 10 ts cm "3 ((2) and 4 x 10 _s cm "_ (D). However, the measured profiles
extend to beyond 1 um at 3 x 10 Is cm "3 and 5 x 10 xs cm "3. For the MBE grown sample B92-
33B doped to 6 x 10 _ cm-3 the polaron profile was well behaved and confirmed the desired
profile indicating that the differences in these samples are either in implantation nonuniform-
ities or annealing differences. Annealing at high temperature can cause high diffusion of
implanted species, however the carrier concentration should then decrease as the profile
broadens, because the total implants dose is constant. This and the accurate profiles measured
for other samples indicate that the implantation process may be at fault and that a larger and
more energetic dosage of Be could have been placed in these two samples.
Table 5: List of samples used in ion implantation and annealing study
Wafer No.
B9230A-R1A
B9230A-R1B
B9230B-R1
B9230B-R5
B9230C-R1
J
B9230C-R3
B9230D-R1
i
P: 6.0E16
i
p: 6.0E16
p: 1.8E17
i
p:l.SE17
p: 6.0E17
p: 6.0E17
p: 2.0E18
Imp. Cone.
(era "s)
i
Sub. Doping
(em -s)
n - 2E16
ill
750
3O
3O
30
10
3O
Concen.
Peak Eft.
No Contact
No Contact
No Contact
No Contact
5.2E17, 88%
60 5.2E17, 88%
3O 1.8E18, 90%
26
Wafer No. Imp. Conc.
(cm -3)
B9233A-R1 p: 1.8E17
B9233B-R1 p: 6.0E17
B9233C-R1 p: 2.0E18
B9233D-R1 p: 4.0E18
II I
B9234A-R1 p: 1.2E17
B9234B-R1A p: 3.0E17
B9234B-R1B p: 3.0E17
B9234C-R1 p: 6.0E17
B9234C-R5 p: 6.0E17
p: 2.0E18
p: 1.8E17
B9234D-R1
I
B9253A
B9253B p: 6.0E17
B9253C P: 2.0E18
B9253D p: 4.0E18
B9254A p: 1.8E17
,i
p: 6.0E17B9254B
B9254C
B9254D
B9255A
B9255A
B9255B20
B9255B20Z
B9255B
B9255B
• i
p: 2.0E18
p: 4.0E18
p: 1.6E18
P: 3.0E18
p: 5.0E18B9255C
Sub. Doping
(cm "3)
n - 6E16
p = 6E16
n = 6E16
n = 2E16
n = 1El8
750
750
30
Concen.
Peak Eft.
ill
No Contact
5.0E17, 93%
2.2E18, 110%
4.5E18, 111%
No Contact30
30 No Contact
30 3.2E17, 48%
30 7.0E17, 107%
10 4.8E17, 73%
30
I
2.1E18, 105%
Destroyed in Implant
Measurement in Process
Measurement in Process
Measurement in Process
Destroyed in Implant
Measurement in Process
Destroyed in Implant
850 20 No Contact
900 10 3.5E17, 84%
850 20 6.5E17, 55%
850 20 7.8E17, 59%
900 10 1.0El8, 66%
i
875 10 1.0El8, 66%
Measurement in Process
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Wafer No.
B9256A
B9256B
B9258A
Imp. Cone.
(cm "_)
p: 1.0E18
Sub. Doping
(cm-3)
p = 1.E18
p: 3.0E18
p: 3.0E18 p = 1.El8
R.T.A. Concen.
¢c,s) Peak
i
Measurement in Process
Measurement in Process
Measurement in Process
Samples B92-34 B, C, and D also showed reasonable hole concentrations to within
3%, 4%, 14% of the intended implanted doses. However, the large depletion width prevented
accurate range information from being obtained. Sample B92-34 A was semi-insulating.
This was attributed to a low carrier concentration of - 1.8 x 10:7 cm 3. The polaron system
requires for higher carrier concentrations to make reliable measurement.
The summary of these measurements is shown in Figure 22 which plots the measured
carrier concentrations verses implant dose for wafers B92-30, B92-34, and B92-37. Notice
that nearly 100% activation efficiency was obtained for most samples. The different slopes
indicate the range of activation efficiencies for these wafers. These variations are due to
differences in implantation, annealing, or measurement and need to be addressed further.
From this work, the best results were obtained for the Be wafers implanted higher than
5 x 10 _7cm "3, in part because good ohmic contacts could be made to the sample to perform
the Polaron measurements. Unfortunately the low dose implant wafers appear to be semi-
insulating and hence inaccessible by Polaron measurements. In order to obtain lower contact
resistances in the second study new designs with a high concenwation surface p÷ layer were
used as shown in Figure 23 for wafer B92-55A. The P* layer was obtained by implanting Be
at a high dose for a very low implant energy of 7 KeV.
Finally, procedures for depositing Si3N4 by plasma enhanced by chemical vapor
deposition (PECVD) were also investigated to provide a cap for the Be implants in the
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proposed device structures. A Plasma-Tberrn 700 Series system was used and the plasma
enhanced Si3N, deposition performed in the vacuum chamber of the PECVD system, using
the foUowing conditions
(1) Temperature:
(2) Pressure:
(3) Power:
(4) Gas Sources:
300°C
0.9 Torr
30 Watts
Nil 3
Sill, (Silane)
N2
3 $ccm
200 sccm
900 seem
(5) Deposition: 98-100_lJmin
3.9 Future Directions
The outcome of these experiments indicates that while implantation provides a way to
control the doping densities in the lateral dimension, its precision in depth and dosage density
has to be improved for device applications. In the moderate to high dose regime the
technique works well but in the low (< 5 x 10 _7cm "3)dose regime we could not make
accurate measurements although we expect the techniques to work.
The activation efficiency and diffusion of the implanted species depends on the
implant dose, energy, annealing time and temperature and the quality of the epitaxial layer.
Further control over these parameters and As outdiffusion are major objectives in the work.
Further studies to optimize the activation efficiency at the lowest annealing temperature and
annealing time will also improve control over the implanted dopant distribution. Also any
dependence of the activation level on the dose needs to be investigated further in order to
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obtainprecisecontrolover multipleimplant designs. The damage recovery of the annealed
wafers may also need further study since the level of activation does not directly indicate the
damage recovery of the wafers.
To perform these characterizations, other measurements, such as SIMS and Hall effect
will be used for the characterization of low doses and for the fabrication of low implant
devices. Even though the Polaron measurement could not be used to measure low dosage
wafers, the implant and activation study carried in this work s_ll offered significant informa-
tion toward understanding the physicalpropertiesof implanted material.This understanding
isnecessary to successfullyfabricatethe n-p-n charge transferand overflow devices proposed
in thisproject.
4. Charge Transfer and Overflow Transistor Design and Fabrication
4.1 Mask Design
The mask setfor the charge transferand overflow device was designed at Georgia
Tech and fabricatedby PrecisionPhoto Mask. The six layersetconsistsof a mesa, top
contact,base contact,via,airbridge,and passivationlayers.Four differenttransistorsizes
with contactdiameters of 8, I0,20, and 40 l_m are stepped over the mask.
4.2 Fabrication Process
The process path developed for fabricatingtestcharge transferand overflow transistors
isshown in Figure 24 and describedmore fullybelow.
Before fabricationthe GaAs wafer was thoroughly cleaned by rinsingin trichloroethyl-
erie, acetone, and methanol. The surface was then swabbed with Microclean with a final rinse
in DI water, methanol, and acetone. To prepare the wafer for the mesa etch and implantation
3O
the wafer was coated with Shipley 1650J photoresistspun at4000 RPM (5 pm thick)and
baked at 110"C for 25 minutes. The mesa geometries were then defined by a 12 seconds
exposure at 12.5 mW/cm: and the patternsdeveloped for 45 seconds in Microposit 351
developer diluted1:3.5with water. The mesa patternswere then etched with a solutionof
phosphoric acid,hydrogen peroxide, and DI water (3:1:50)to isolatethe devices on the
substratefor ion implantation.
After ion implantationthe photorcsistde.finingthe top contactwas removed and the
wafer coated with Shipley 1350J photoresistdiluted3:1 with thinnerand spun at 5000 RPM
to produce a 0.75 _m thickfilm. The photoresistwas baked at 95"C for 25 minutes and the
top contactlayerexposed for 4.5 seconds at 12.5 mW/cm 2. The wafer was then soaked for
I0 minutes in chlorobenzene and hard baked at 95"C for another I0 minutes to produce a lip
on the photoresistto allow the metal to be liftedoff the unwanted areas. The patternsarc
developed for I minute in diluted351 developer. N-type ohmic contact metal consistingof
800,_ AuG¢ (88/12),I00,_ Ni, and 1000/I,Au was then evaporated and lift-offperformed.
The metal was alloyedto form a low resistanceohmic contactusing a 30s rapid thermal
anneal at365"C.
The base contactlayerwas processed using the same stepsas for the top contact,but
the p-type rnetallizationwas AuZn (95/5)and Au alloyedat 425"C for I minute.
The via layerphotoresistwas prepared with diluted1350J spun at 5000 RPM and
baked at95"C for 25 minutes. The patternwas exposed for 4.5 seconds at 12.5 mW/cm 2,
soaked for 10 minutes in chlorobenzene and baked for 10 minutes at95"C. The patternwas
developed for I minute and a layerof titaniumand gold was deposited but not liftedoff.
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The wafer was then coated with the thicker 1650J photoresist and softbaked at 80"C
for 25 minutes. The air bridge layer was exposed for 12 seconds at 12.5 mW/cm _ and the
pattern developed. The wafer was then electro-plated with lpm of gold and the photoresist
removed leaving the thin via gold and the thick air bridge gold exposed. The thin via gold
was etched away and the layer of photoresist below it removed with poststrip, leaving a thick
bonding pad connected to an air bridge.
A passivation layer of SiO2 was next deposited by PECVD, and 1350J photoresist
applied to the wafer and the passivation mask exposed for 4.5 seconds at 12.5 mW/cm 2.
After the photoresist patterns were developed and the SiO 2 was etched in a solution of
ammonium fluoride and hydrofluoric acid (6:1) to expose the bonding pads. The devices
were then diced and ready to be tested.
4.3 Summary
This development concluded the initial research steps that were undertaken to develop
the technology base for fabricating an operational CTD structure for testing, evaluation and
ref'mement before integration into the complete HACT structure. Work is currendy in
progress to integrate these procedures in order to have a workable device within the next two
months. Coincident with this program evaluation equipment is being set-up to evaluate
device charactcristics and performance. Coincident with these studies some of the variances
found in these processes will be researched to improve their accuracy and reliability. For
example this ion-implantation study.
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Figure I: Device architecture for the measurements of SAW properties and waveguides.
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Figure 2: SAW velocities for AnO films on GaAs (a) RF magnetron sputtering and Co)
DC triode sputtering.
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Figure 4: Frequency response measurement setup.
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Figure 5: Distortion and noise measurement setup.
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Figure 6: Measured impulse response of a 160-tap HACT device.
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Figure 7: Measured and simulated frequency response of a 160-tap HACT device.
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Numerical Approach: Flow Chart
Partial Differential Equstions are
Olscretlzsd and Solved on
• Simulstion Don_ln
A Non-linear System of Algebraic
F.qustiorm of Considerable Size
is Obtained
I
for • General Device Structure
I
Resulting System of Non-Ilnesr Algebraic
Equations Is =Unearized" by
using Newton's Method
I
I
Yes
The New Unear System of Equations
is Solved by Using sny of the
Conjugate Gradient Methods
(B_Con_gm Gm¢.,nt)
I PerformErmrAnalysls IError is Large?
Infmmatlon
I
End
Figure 9: Flowchart illustrating how chc numerical simulation of chc u'ansistor is struc-
rurcd.
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Figure 10: Plot of the calculated reverse bias potential as a function of distance within the
depletion region of a p-n junction diode. Comparison of the numerical solution
to the standard l-dimensional depletion approximation (analytic model) is
made. Excellent agreement between the two approaches is found.
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Figure 11: Two-dimensional plot of the calculated reverse bias potentential as a function
of distance along the depletion region 0' axis).
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Figure 12: Test device number 2. The device consists of two p-n homojunctions arranged
as shown in the diagram. The matexia]s system examined is GaAs.
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Figure 13: Plot of the calculated potential for test device number 2 under equilibrium
conditions.
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Figure 14: Plot of the calculated potential for test device number 2 under reverse biased
conditions. Comparison of Figures 13 and 14 shows greater band bending in
reverse bias.
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Figure 15: Calculated conduction band bending for a GaAs/AIGaAs hetcrojunction doped
as shown in the diagram. The band edge discontinuity is assumed to be 62%
of the energy gap in accordance with the best known experimental estimates.
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Figure 16: Flowchartdepicting the procedure by which the impact ionization transition
rate is calculated.
50
Zo
o-i
Bg255
I0
.°°°¢
]0
17
18
_0
(NG^AS)
_°
oo°
° ° ° ° ° ° .... ° ° ° o ° ° ° ° °
Figure 17: Caxrier concentration profile of sample B92-55 as measured by the polaron
technique.
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Figure 18: Carrier concentration profiles of sample B92-56 as measured by the polaron
technique.
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Figure 19: Layer structure and polaron evaluation of sample B92-48.
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Figure 20: Proposed designs for charge transfer and overflow transistors.
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Figure 21: (a)Expcrimenml polaron profilesmeasured for a Be implanted and annealed
sample and (b)theoreticalprofilefor samc sample.
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Figure 22: Carder concentration versus target implanted concentration for n- and p-type
doped Ga.As layers.
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Figure 23: Theoretical implant profile for sample B92-25 showing p+-surface profile.
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Figure 24:
Process flow diagram for fabricating charge transfer and overflow transistor.
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